BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/New_York
X-LIC-LOCATION:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20210402T160024Z
LOCATION:Poster Module
DTSTART;TZID=America/New_York:20201117T083000
DTEND;TZID=America/New_York:20201117T170000
UID:submissions.supercomputing.org_SC20_sess342_drs102@linklings.com
SUMMARY:Runtime Data Management on Non-Volatile Memory-Based  High Perform
 ance Systems
DESCRIPTION:Doctoral Showcase, Posters\n\nRuntime Data Management on Non-V
 olatile Memory-Based  High Performance Systems\n\nWu, Li\n\nNon-volatile m
 emory (NVM) is expected to substitute DRAM in the memory hierarchy, due to
  the strengths of non-volatility, high density and near-zero standby power
 . Compared with DRAM, however, NVM as the main memory can be challenging. 
 First, promising NVM solutions (e.g., PCM, ReRAM and 3D XPoint), although 
 providing faster data access speed than storage devices (e.g., hard drive 
 and SSD), can have higher latency and lower bandwidth than DRAM. As a resu
 lt, NVM is often paired with DRAM to build a heterogeneous memory system (
 HMS). HMS must carefully place application data to NVM and DRAM for the be
 st performance. Second, ensuring data persistence on NVM is not trivial be
 cause other memory components (e.g., CPU cache) remain volatile and memory
  writes to NVM are out of order. Programmers need to use assembly ins
 tructions (e.g., clflush) to explicitly flush data from the cache to NVM, 
 but frequent cache flushes bring considerable performance overhead to the 
 application. My dissertation focuses on using software solutions to addres
 s the above challenges. First, I present Unimem runtime and Tahoe runtime 
 to efficiently and effectively direct data placement on NVM-based HMS for 
 MPI-based iterative HPC applications and task-parallel programs, respectiv
 ely. Second, I introduce the Ribbon system, which is a runtime system that
  improves the performance of the cache-line flushing mechanism on NVM to a
 chieve high-performance data persistence without modifying the application
  semantics.\n\nRegistration Category: Tech Program Reg Pass, Exhibits Reg 
 Pass
END:VEVENT
END:VCALENDAR